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[571 ABSTRACT 
Trap densities in dielectric films can be determined by 
tunnel injection measurements when the film is incor- 
porated in an insulated-gate field-effect transistor (IG- 
FET). Under applied bias to the transistor gate, carri- 
ers (electrons or holes) tunnel into traps in the dielec- 
* tric film. The resulting space charge tends to change 
channel conductance. *By feeding back a signal from 
the source contact to the gate electrode, channel con- 
ductance is held constant, and by recording the gate 
voltage as’a function of time, trap density can be de- 
termined as a function of distance from the dielectric- 
semiconductor interface. The process is repeated with 
the gate bias voltage at different levels in order to de- 
termine the energy distribution of traps as a function 
of distance from the interface. 
10 Claims, 4 Drawing Figures 
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METHOD AND APPARATUS FOR MEASUREMENT 
OF TRAP DENSITY AND ENERGY DISTRIBUTION 
IN DIELECTRIC FILMS 
ORIGIN OF THE INVENTION 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 
85-568 (72 Stat. 435; 42 U.S.C. 2457). 
BACKGROUND OF THE INVENTION 
This invention relates to a method and apparatus for 
measuring trap densities and distribution in dielectric 
films. 
The properties of dielectric films such as SiO, and 
Si,N, used in integrated circuit devices, have an impor- 
tant bearing upon the ultimate performance and life 
expectancy of such devices. Their properties depend 
upon the nature and density of traps (i.e., defects in the 
film) unavoidably produced by various processing 
methods and by subsequent environmental stresses 
such as radiation. A trap is an energy state which may 
accept either or both polarities of charge (i.e., elec- 
trons or holes) depending on its exact nature. A simple 
and direct method for measuring trap density and dis- 
tribution is useful in evaluating the quality and reliabil- 
ity of such films, and hence is useful in determining 
preferred processing techniques and limitations on 
device application (e.g. radiation exposure). 
SUMMARY OF THE INVENTION 
In accordance with the present invention, a dielectric 
film is incorporated into an insulated-gate, field-effect 
transistor (IGFET) such that the dielectric film under 
test forms the insulating layer between the gate and the 
semiconductor in which a conducting channel can exist 
between source and drain electrodes. First the gate 
electrode is shorted to the source electrode to assure 
the trap states above the equilibrium Fermi-energy in 
the dielectric are empty. Then a potential is applied 
between the gate and source electrodes, thus allowing 
carriers (electrons or holes) to tunnel into empty trap 
states to change the space charge in the film. To detect 
the change of injected space charge as a function of 
time, the change in relationship between channel con- 
ductance and gate bias voltage is measured as a func- 
tion of time for the purpose of determining trap density 
as a function of distance from the interface between the 
dielectric film and semiconductor substrate. The time 
dependence of the gate voltage gives the distribution of 
traps as a function of distance from the dielectricsemi- 
conductor interface. The process is repeated with the 
gate bias voltage at different levels in order to deter- 
mine the energy distribution of traps as a function of 
distance from the interface. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram illustrating the concept 
of the method and apparatus of the present invention. 
FIG. 2 is a simple band model useful in understanding 
the analysis of the present invention. 
FIG. 3 is a graph of typical measurements made in 
accordance with the present invention to determine 
trap density and distribution. 
FIG. 4 is a schematic diagram of an exemplary imple- 
mentation of the concept illustrated in FIG. 1. 
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The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be under- 
stood from the following description when read in con- 
nection with the accompanying drawings. 
DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
When a voltage is applied across an MDS (metal 
dielectric-semiconductor) structure, empty trap states 
in the dielectric film are energetically aligned with 
filled electron (or hole) states in the semiconductor, 
allowing electrons (or holes) to tunnel into traps in the 
film. The charge carried by the electrons (or holes) 
creates a space charge in the film which normally 
changes the field at the dielectric-semiconductor inter- 
face. 
The trap density and distribution in a dielectric film 
can be measured if an MDS structure is formed and 
incorporated in an insulated-gate, field-effect transistor 
(IGFET); that is, the dielectric film under test is made 
to form the insulating layer between the gate and the 
semiconductor in which a conducting channel can exist 
between the source and drain electrodes. A P-channel 
test on IGFET 10 shown in FIG. 1 is formed with a 
dielectric ( SiOz) film 11 by first forming an MDS struc- 
ture comprised of a metal layer 12 deposited on the top 
side of the dielectric film formed on a semiconductor 
13, such as N-doped silicon. Ohmic contacts 14 and 15 
are deposited on heavily doped regions 14a and 15a of 
opposite type (P) as in the semiconductor substrate 13 
to serve as source and &rain contacts while the metal 
film 12 serves as a gate electrode. The structure to be 
tested is stored in a fixture which shorts the gate elec- 
trode to the source contact so that initially the trap 
occupancy is at equilibrium, that is, the trap states 
above the equilibrium Fermi-energy are empty. When 
some potential is initially applied between the gate and 
source electrodes, carriers (electrons or holes) tunnel 
into empty traps changing the space charge in the film, 
which in turn changes the channel conductance of the 
IGFET device. 
A feedback circuit comprising a high-gain amplifier 
16 senses small changes in channel conductance due to 
the change in space charge and adjusts the gate voltage 
so that channel conductance in the test IGFET 10 is 
maintained constant. Since channel conductance in a 
given device at a constant temperature depends solely 
upon the field at the dielectric-semiconductor inter- 
face, it follows that the interface field will also be held 
constant by maintaining constant the channel conduc- 
tance. 
As tunneling continues, the feedback voltage applied 
to the gate varies with time to compensate for the in- 
jected space charge. The gate voltage measured as a 
function of time determines trap density as a function 
of distance from the semiconductor-dielectric inter- 
face. The distribution of traps over different energy 
levels can be determined by making a series of mea- 
surements at different gate voltage bias Vow Each value 
of V, determines a different field at the interface. A 
period of time is required between each of such mea- 
surements to allow emptying of the injected charge so 
that equilibrium conditions are established before each 
succeeding measurement. Measurements are normally 
made with the device at liquid nitrogen temperatures to 
minimize unwanted thermal effects and to simplify the 
analysis. 
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The gate voltage measured as a function of time for 
each value of channel conductance may be recorded by 
photographing traces of an oscilloscope 17 for short 
time periods (e.g. ranging from one microsecond to 0.1 
seconds) and by using a chart recorder 18 for longer 
periods. It is desirable to use a logarithmic time base to  
simplify analysis and to reduce the number of record- 
ings required to cover the total time interval desired. 
The data in the form of a set of recordings or plots of 
gate voltage versus log time for each of several values 
of channel conductance can be readily analyzed to give 
the density and distribution of traps. The analysis 
makes use of the simple band model shown in FIG. 2 
where the distance x is equal to a log t + b where a is a 
tunneling parameter (=2.3A) and b is a constant (= 30 
A). 
It can be shown that the density Nt of traps per unit 
volume ,as a function of distance x from the dielectric- 
semiconductor interface is given by 
d A  V ,  
d y  d log  t N, ( x ) =  L c  
where C, is the gate capacitance per unit area: q is the 
elementary charge AVO is the measured change in gate 
voltage with respect to the initial value at time zero and 
t is the time (in seconds) after closing the test, switch. 
Nt ( x )  gives the total number of trapslunit volume at x 
in the energy range AE from the equilibrium Fermi 
level as shown in FIG. 2, where , 
AE = y( AV, + Fx) ( 2 )  
AV, is the change in semiconductor surface potential 
before and after closing the test switch (which is ap- 
proximately the semiconductor band gap ( 1.1 volts for 
silicon) at liquid nitrogen temperatures) and F is the 
surface field determined by Io. 
It can also be shown that the density of traps per unit 
volume and per unit energy at x and energy AE from 
the equilibrium Fermi level is given by 
where E is the dielectric constant and V,, is the gate 
voltage at time 0. Typical measurements made are 
shown in FIG. 3. 
Operation of the basic trap density measurement 
circuit shown in FIG. 1 will now be described. With a 
selected potential applied to the gate of the test IGFET 
10, a drain potential VD provided by a regulated supply 
19 drives a drain current ID through the conducting 
channel between the source and the drain contacts. A 
constant current generator 20 drives a current Io into a 
junction A so that a small difference in current ID - Io 
passes through a resistor 21. The resulting voltage drop 
across that resistor is applied to the input of the ampli- 
fier 16. At balance, that is, when ID equals Io, the ampli- 
fier produces zero output. When ID differs from Io, it 
produces an output voltage VQi that is proportional to 
the change in I D  which corresponds to the change in 
channel conductance. 
A selected initial bias potential V,, is applied to the 
gate, G, from adjustable regulated voltage source 22 
when fast electronic circuit switch S ,  is closed and a 
suitable electronic switch Sz such as an MOSFET, is 
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simultaneously opened. For a selected bias potential 
V,,, a current Io is a$justed to  give a zero output from 
the amplifier immediately after closing the switch. That 
is a balance condition in which Io is equal to ID. This 
balance condition is set by trial and error, i.e., by re- 
peatedly observing the initial response and adjusting Io 
until this balance is achieved. This process should be 
performed at short time intervals so that equilibrium 
will be reestablished between trials. The initial balanc- 
ing step is necessary to  minimize the required amplifier 
output and thus reduce feedback error. The output 
voltage VQi at later times is then just the change in gate 
voltage required to compensate for the injected charge. 
The bias V,, equal to the initial gate voltage after clos- 
ing the switch is the unperturbed gate voltage (before 
space charge injection) and thus determines the field at 
the interface which is maintained constant during the 
measurement. 
As time proceeds after simultaneously closing the 
switch S, and opening switch Sz, the output voltage V, 
increases as required to compensate for the injected 
space charge so that the channel conductance and thus 
the interface field is maintained nearly constant (Le., ID 
= Io). This change AVO may be displayed as a function 
of time, o r  the log of time, on an oscilloscope andchart 
recorder, as mentioned previously. 
A series of measurements at different interface fields 
are obtained by changing the gate bias voltage V,, in 
discrete increments. Typically, V,, might be 5 volts for 
the initial measurement with incremental steps of 3 
volts for succeeding measurements. The actual values 
will depend on the dielectric film under investigation 
and the precision of results desired. Between measure- 
ments on a given IGFET, equilibrium is reestablished 
by allowing the charge to relax through a bleeder resis- 
tor 23  connected from the gate electrode to circuit 
ground while the switch St is open for a period on the 
order of minutes to hours. The switch S2 is closed dur- 
ing this relaxation time to avoid saturation of the ampli- 
fier prior to initiating measurement. As mentioned, all 
measurements are .preferably made a t  liquid nitrogen 
temperatures. That is for the purpose of facilitating any 
calculations that may be carried out based on the mea- 
surements made. 
Referring to the graph of typical measurements 
shown in FIG. 3, the change in gate voltage, AV,, is 
plotted as a function of log time in seconds. The scale 
of tunnel distance in Angstroms, which is proportional 
to log time, is shown across the top of the graph. The 
scale of effective density of traps, per unit area, N,, 
which is proportional to AVO, is shown on the right. The 
density of traps per unit volume, Nt, is the slope of 
these curves with the values indicated in FIG. 3. 
A practical circuit for the measurement system is 
shown in FIG. 4 which attention is directed. Any signif- 
icant drift or noise in the power supplies would affect 
the observed data adversely. Four separate regulated 
power supplies, VC1, VC2, VC3 and VC4 are there- 
fore provided for powering the different operational 
amplifiers and to supply the potentials applied to the 
test device. 
The constant current generator 20 utilizes a pA 741 
frequency compensated operational amplifier 31 in 
conjunction with a type 2N1132 transistor 0,. It is 
powered by power supply VCl having a negative 15 
volt terminal connected to a voltage dividing network 
comprising potenti0mete.r Pi connected to the invert- 
ing input terminal of amplifier 31 ,and a trimming po- 
3,943,442 
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tcntiomcter P?. 
The adjustable gate voltage source 2 
gate of the IGFET 10 utilizes a pA 
amplifier 32 and a type 2N1613 tra 
powered by a regulated voltage source VC3. The tran- 
source vc4 to the gate electrode. The amplifier 32 is in 
turn controlled by setting a potentiometer p3 and a 
trimming Poteniometer p4. Capacitors c6 through c s  , 
and resistors R, through R3 form a filter network for the 
wher tance per unit area; a is a 
the change in gate voltage with respect to the initial 
value at time 0 required to maintain channel conduc- 
tance constant, and t is the time in seconds after apply- 
sister QZ in turn regulates the voltage supplied by a tunn elementary charge; AVg is 
voltage supplied by the source VC4 to the gate elec- 
trode. It should be noted that the transistor Q2 has its 
collector-to-emitter resistance connected in parallel 
with that filter network so that its conduction (set by 
the potentiometer P3 via the amplifier 32) determines 
the gate voltage Vao. 
The feedback amplifier 16 is a high performance type 
AD46J operational amplifier which is powered by a 
regulated source VC2. This amplifier has an extremely 
fast slew rate which is essential for providing the chang- 
ing gate voltage requirement. 
Shielding represented by a dotted line 34 is provided 
to prevent stray AC pickup and other noise inputs 
which would obscure the actual test results. Tendencies 
to oscillate parasitically are suppressed by the use of a 
2.5mh choke coil 35 in the current supply 20 and by- 
pass capacitors C, through C5. Filtering of the output of 
source VC4 provided by the large filter capacitors C,, 
C8 and Cs reduces ripple to a negligible value and a 
0.01 pf bypass capacitor C,, shorts out any RF pickup. 
Although particular embodiments of the invention 
have been described and illustrated herein, it is recog- 
nized that modifications and variations may readily 
occur to those skilled in the art. It is therefore intended 
that the claims be interpreted to cover such modifica- 
tions and variations. 
What is claimed is: 
1. A method of determining trap densities in a dielec- 
incorporating said dielectric film as an insulator be- 
tween a layer of metal and a semiconductor sub- 
strate, 
incorporating said metal-insulator-semiconductor 
structure in an insulated-gate, field-effect transistor 
by using said metal layer as a gate electrode, and 
providing spaced apart ohmic contacts to regions 
doped opposite to said semiconductor substrate to 
serve as source and drain contacts, 
applying bias voltage to said source and drain 
contacts for current to flow through a channel of 
said semiconductor layer between said source and 
drain contacts, 
applying a bias voltage to said gate electrode, thus 
causing carriers to tunnel into traps in said dielec- 
tric film to create a space charge that tends to 
cause a change in conductance of said channel, and 
detecting said change of injected space charge by 
measuring the change in relationship between 
channel conductance and gate bias voltage applied 
as a function of time to determine trap density as a 
function of distance from the dielectric-semicon- 
ductor interface. 
2. A method as defined in claim 1 wherein the den- 
sity, N,, of traps per unit volume as a function of dis- 
tance x, from the interface between said dielectric film 
and said sern iconductor substrate is calculated from the 
equation: 
tric film comprised of the steps of 
1 "  
ing said gate bias voltage. 
3. A method as defined in claim 2 wherein the entire 
process is repeated with a different bias voltage applied 
to said gate electrode for determination of energy dis- 
4. A method as defined in claim 3 wherein the density 
of traps per unit volume and per unit energy at said 
distance x is calculated from the equation: 
15 tribution of said traps. 
where E is the dielectric constant, V, is the gate voltage 
at time 0. 
5. Apparatus for determining trap densities in a di- 
electric film, where said dielectric film is incorporated 
as an insulator between a layer of metal and a semicon- 
ductor substrate, and where the resulting metal-insula- 
tor-semiconductor structure is incorporated in an in- 
30 sulated-gate, field-effect transistor by using said metal 
layer as a gate electrode, and providing spaced apart 
ohmic contacts to regions doped opposite to said semi- 
conductor substrate to serve as source and drain 
contacts, said apparatus comprising 
means for applying bias voltage to said source and 
drain contacts for current to flow through a chan- 
nel of said semiconductor layer between said 
source and drain contacts, 
means for applying a bias voltage to said gate elec- 
trode, thus causing carriers to tunnel into traps in 
said dielectric film to create a space charge that 
tends to cause a change in conductance of said 
channel, 
means for feeding back a signal from said channel to 
said gate electrode to hold channel conductance 
constant, and 
means for recording the change in gate voltage ap- 
plied as a function of time to determine trap den- 
sity as a function of distance from the dielectric 
6. Apparatus as defined in claim 5 wherein said 
means for feeding back a dignal from said channel to 
said gate electrode is comprised of 
an operational amplifier having a negative feedback 
circuit from its output terminal to an inverting 
input terminal thereof, 
a direct-current connection between said inverting 
input terminal and said source contact, 
a source of bias voltage, and 
a switch for additively connecting said source of bias 
voltage and said output terminal of said amplifier 
to said gate electrode. 
7. Apparatus as defined in claim 6 including a second 
switch connected across said amplifier from said invert- 
65 ing input terminal to said output terminal, said second 
switch being adapted to be closed while said bias volt- 
age switch is open, and to be opened when said bias 
voltage switch is closed. 
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8. Apparatus as defined in claim 7 wherein said 
source of bias voltage is variable. 
9. Apparatus as defined in claim 8 including means 
for recording the output of said amplifier as a functiion 
of time. 5 time. 
10. Apparatus as defined in claim 9 wherein said 
recording means includes an oscilloscope for high 
speed recording over short periods of time and a chart 
recorder for low speed recording over longer periods of 
* * * * *  
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